



Rec'd PCT/PTO 09 JUN 2005

PCT/IB 03 / 06 025

08.12.03

10/538217

INVESTOR IN PEOPLE

REC'D 31 DEC 2003
WIPO PCT

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.


Signed

Dated 16 September 2003

BEST AVAILABLE COPY

**PRIORITY
DOCUMENT**

SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)



The
Patent
Office
□□□□□

1/77

Request for grant of a patent

See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office
Cardiff Road
Newport
Gwent NP10 8QQ

Your reference

PHNL021418

16DEC02 E771153-2 D03008
P01/7700 0.00-0229212.6

Patent application number
(*The Patent Office will fill in this part*)

14 DEC 2002

0229212.6

Full name, address and postcode of the or of each applicant (*underline all surnames*)

KONINKLIJKE PHILIPS ELECTRONICS N.V.
GROENEWOUDSEWEG 1
5621 BA EINDHOVEN
THE NETHERLANDS
07419294001

Patents ADP Number (*if you know it*)

THE NETHERLANDS

Title of the invention

METHOD OF MANUFACTURE OF A TRENCH SEMICONDUCTOR DEVICE

Name of your agent (*if you have one*)

"Address for service" in the United Kingdom to which all correspondence should be sent (*including the postcode*)

Philips Intellectual Property and Standards
Cross Oak Lane
Redhill
Surrey RH1 5HA
08359655001

Patents ADP number (*if you know it*)

If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (*if you know it*) the or each application number

Country

Priority Application number
(*if you know it*)Date of filing
(*day/month/year*)

If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing
(*day/month/year*)

Is a statement of inventorship and of right to grant of a patent required in support of this request? (*Answer "Yes" if:*

YES

- a) *any applicant named in part 3 is not an inventor, or*
- b) *there is an inventor who is not named as an applicant, or*
- c) *any named applicant is a corporate body.*

See note (d)

Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form

Description	7
Claims(s)	2
Abstract	1
Drawings	3

If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (*Patents Form 7/77*)

Request for preliminary examination and
search (*Patents Form 9/77*)

Request for substantive examination
(*Patents Form 10/77*)

Any other documents

(Please specify)

I/We request the grant of a patent on the basis of this application.

Signature *D. J. Sharrock*

Date 13 DEC 02

Name and daytime telephone number of person to contact in the United Kingdom

01293 815399

(Daniel Sharrock)

rning

If an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

es

If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.

Write your answers in capital letters using black ink or you may type them.

If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.

If you have answered "Yes" Patents Form 7/77 will need to be filed.

Once you have filled in the form you must remember to sign and date it.

For details of the fee and ways to pay please contact the Patent Office.

DESCRIPTION

**METHOD OF MANUFACTURE OF A TRENCH SEMICONDUCTOR
DEVICE**

5

The invention relates to the method of manufacture of a semiconductor device incorporating a trench, particularly a trench MOSFET (Metal oxide semiconductor field effect transistor).

10. An example of a prior art trench semiconductor structure is illustrated in Figure 4. An n-type drain layer 4 is provided over an n+ substrate 2, and a p-type body layer 6 is provided on the drain layer 4. A trench 8 extends through the body layer 6 as far as the drain layer 4, and includes a conductive gate 10 insulated from the body layer by a gate insulator 12. N+ source diffusions 14 are provided adjacent to the trench.

15. In use, a voltage is applied to the gate electrode to control a channel 16 extending in the body layer 6 adjacent to the trench 8 between the source 14 and drain 4.

20. Further details of prior art trench structures are provided in US 6,331,467 to Brown et al, assigned to the US Philips Corporation which is incorporated herein by reference.

A problem with this structure is the capacitance between the gate and drain, since the gate at the bottom of the trench is very close to the drain. This capacitance can give rise to problems, and in particular to the Miller effect.

25. The capacitance should therefore be minimised.

30. A known approach to reducing this capacitance is described in US 6,444,528 to Murphy, which suggests providing a thicker insulator at the bottom of the trench. US 6,444,528 describes forming a second trench at the bottom of the trench and growing selective oxide in the second trench to form this thicker insulator.

However, this approach is complex to manufacture and there is accordingly a need for a simpler approach to manufacturing such structures.

According to the invention there is provided a method of manufacturing a trench gate semiconductor device comprising the steps of: providing a silicon device body having a first major surface, the silicon device body having a drain region of a first conductivity type and a body region over the drain region; forming a trench extending downwards into the silicon device body from the first major surface, the trench having sidewalls and a base; etching the silicon at the base of the trench to form porous silicon at the base of the trench; and thermally oxidising the device to oxidise the porous silicon at the bottom of the trench to form a plug at the base of the trench; and depositing conductive material within the trench to form a gate.

By forming porous silicon in the bottom of the trench and then oxidising it a thick region at the bottom of the trench can be readily formed. This in turn can greatly reduce the gate-drain capacitance and hence the Miller effect. The approach according to the invention is relatively straightforward to manufacture.

Preferably, the step of etching the bottom of the trench to form porous silicon includes dry-etching the bottom of the trench through the same mask used to define the trench. The porosity of the silicon can be controlled by changing the etch chemistry.

Alternatively, the step of etching can include wet-etching.

The side walls of the trench may be provided with a dielectric liner for preventing the side walls becoming porous. This may be particularly useful when a wet etch is used. The liner may be oxide, or alternatively may be nitride or any other suitable layer. After formation the dielectric liner may be opened at the bottom of the trench, i.e. etched away from the bottom of the trench leaving the porous silicon exposed, leaving the dielectric liner on the sidewalls.

A particular benefit of a nitride liner is that it prevents oxidation of the sidewalls. This prevents narrowing of the trench during the oxidation step and so reduces the required trench width.

The oxidation step forming the thick oxide at the bottom of the trench may also form oxide on the side walls. In one embodiment, this oxide on the side walls is used as the gate oxide.

In alternative embodiments, the side wall oxide may be etched away. It 5 is relatively straightforward to etch away the thin oxide formed on the side walls in the thermal oxidation step leaving the bulk of the thick oxide at the bottom of the trench. Where a suitable liner is used, such as nitride, there may be no oxide formed on the sidewall. In this case, the liner may be etched away.

10 After removing the liner and/or side wall oxide, gate oxide may be formed by thermal oxidation in a conventional manner.

Following the step or steps of forming the oxide at the bottom of the trench and the gate oxide the trench may be filled with doped polysilicon to form a gate.

15 In another aspect, there is provided a trench MOSFET comprising: a drain region of first conductivity type; a body region over the drain region; a trench extending from a first major surface through the body region; source regions of the first conductivity type laterally adjacent to the trench at the first major surface; thermal gate oxide on the side walls of the trench; a gate 20 electrode in the trench insulated from the body region by the gate oxide; characterised by a thick oxide plug formed of oxidised porous silicon at the base of the trench extending into the drain region.

As explained above, such a structure is relatively straightforward to manufacture and exhibits a reduced Miller effect.

25

For a better understanding of the invention, embodiments will now be described, purely by way of example with reference to the accompanying drawings in which:

Figure 1 shows the steps in a method of manufacturing a semiconductor device according to a first embodiment the invention;

30 Figure 2 shows an alternative step in a method of manufacturing a semiconductor device according to a second embodiment of the invention;

Figure 3 shows an alternative step in a method of manufacturing a semiconductor device according to a third embodiment of the invention; and

Figure 4 shows a prior art method of manufacturing a semiconductor device.

Like components are given the same reference numerals in the different figures. The drawings are not to scale. In this specification where terms such as "over" and "downwards" are used, these are intended to be relative to the device.

Referring to Figure 1a, an n-type epilayer 4 is grown on an n+ type semiconductor substrate 2. A low doped p-body layer 6 is then formed on the epilayer 4, for example by ion implantation. Alternatively, the ion implantation step to form layer 6 may be carried out after the formation of the trench, or the layer 6 may also be grown epitaxially. This structure will be known as the "silicon device body" 1 in the following - the term is not intended to refer to just the body layer 6. The silicon device body has opposed first 22 and second 23 major surfaces.

Hard mask 20 is then formed by depositing oxide layer 20 on the first major surface 22 of the silicon device and patterning the oxide layer 20 to have an opening 24. Trench 8 is then etched through the opening into the n-layer 4. This trench etch may be carried out by any known process. The trench has sidewalls 28 and a base 29.

The next step is to form a plug of porous silicon 26 at the bottom of the trench 8. The porous silicon is formed from the silicon at the bottom of the trench by etching using a dry etch in a manner known to those skilled in the art. The porosity of the porous silicon can be controlled by changing the etch chemistry. Figure 1b shows the trench with the porous silicon plug 26.

In an alternative etch process, a wet etch may be used. This is particularly suitable for p-type devices.

As illustrated in Figure 1c, conventional thermal oxidation is then carried out to oxidize the porous silicon 26 to form an oxide plug 30 at the base of the trench. At the same time, oxide 32 is formed on the side wall 28 of the trench.

Porous silicon can be fully oxidized without forming an excessive thickness of oxide 32 on the side walls 28. Thus, the oxide plug 30 at the bottom of the trench is much thicker than the oxide 32 on the side walls.

Optionally, the oxide 32 may be removed by a brief etch process and a second thermal oxidation step carried out to form gate oxide 12 on the side walls 28 of the trench in place of oxide layer 32. This will be necessary if oxide layer 32 does not have the required thickness to act as a gate oxide, and allows the process parameters for forming the oxide plug 30 to be optimised for oxidising porous silicon and the process parameters for forming the gate oxide layer 12 to be separately optimised for forming gate oxide. Otherwise, oxide 32 forms gate oxide 12.

In alternative embodiments with a dielectric liner, especially with a nitride dielectric liner, the liner may prevent oxidation of the sidewalls so the oxide 32 will be absent. In this case, the dielectric liner may be etched away and then gate oxide 12 formed on the sidewalls in the conventional manner.

The next step is to fill the trench with polysilicon 34 acting as a gate, giving rise to the structure shown in Figure 1d.

The remainder of the processing can be carried out in a conventional manner, as is well known to the man skilled in the art, to result in a device schematically illustrated in Figure 1e. A source diffusion 14 is implanted at the first major surface at the lateral edges of the trench.

Source 36, gate 38 and drain 40 contacts are formed. They are schematically illustrated in Figure 1e, the drain contact 40 being in this example a back contact on the second major surface 23. The source contact 36 contacts the n+ source diffusion 14.

The semiconductor is then packaged and contacted to form the finished semiconductor device as is known.

This process provides a ready means of manufacturing a trench MOSFET with a thick oxide plug at the bottom of the trench to reduce capacitance between the gate 10 and the drain 2.

A second embodiment of a method of manufacture is illustrated with reference to Figure 2. In this alternative, a dielectric liner 50 is formed on the

sidewalls 28 and base 29 of the trench after the trench is formed. In the embodiment described, the dielectric liner 50 is deposited nitride, but alternatively the dielectric liner may be any suitable dielectric layer, such as oxide or nitride, and may be formed, for example, by oxidation or deposition.

5 Next, the liner 50 is opened at the base of the trench to expose the silicon at the base 29 of the trench leaving the liner on the sidewalls, as illustrated in Figure 2.

10 Following this, porous silicon is formed at the base of the trench and oxidised as described above with respect to the first embodiment. The nitride liner 50 prevents oxidation of the sidewalls 28. The dielectric liner 50 is etched away, thermal gate oxide 12 is formed on the walls, and a conductive gate material 34 deposited in the trench to result in an arrangement corresponding to that shown in Figure 1d with a small amount of nitride liner 50 around the oxide plug 30. Processing then continues as set out with respect to the first
15 embodiment.

In a still further embodiment, described with reference to Figure 3, the porous silicon is formed, not by etching the body silicon at the base of the trench, but by etching deposited silicon. Thus, after the step of forming the trench as illustrated in Figure 1, polysilicon 52 is deposited over the whole of
20 the first major surface 22 including in the trench 8, as illustrated in Figure 3a. Next, the polysilicon is etched back to leave a polysilicon plug 54 at the base of the trench as illustrated in Figure 3b. Processing then continues as before by forming porous silicon 26 from the polysilicon plug resulting in the structure shown in Figure 1b.

25 Further details of the processes used may be taken from the aforementioned US 6,331,467. Other process options will be known to those skilled in the art, and these too may be adopted.

30 From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of trench semiconductor devices and which may be used in addition to or instead of features described herein. Although claims

have been formulated in this application to particular combinations of features, it should be understood that the scope of disclosure also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to any such features and/or combinations of such features during the prosecution of the present application or of any further applications derived therefrom.

For example, in the embodiment described the source diffusion 14 is formed after the trench 8. However, as the skilled person will realise, it is also possible to form the source diffusion 14 and then etch the trench through the source diffusion. Other variations in trench etch manufacturing may also be used.

The skilled person will realize that the invention may be used in a variety of different semiconductors structures. For example, although the epilayer 4 has been described as an n-epilayer, the body layer 6 as a p-type layer, and the source diffusion 14 as an n-doped region, any or all of these layers may be either p-or n type. A drift region, i.e. a low doped part of the drain epilayer 4 may be used, as is known. Other layers, diffusions and contacts may be included if required. The device may be p- or n- type.

CLAIMS

1. A method of manufacturing a trench gate semiconductor device comprising the steps of:

- 5 providing a silicon device body having a first major surface, the silicon device body having a drain region of a first conductivity type and a body region over the drain region;
- 10 forming a trench extending downwards into the silicon device body from the first major surface, the trench having sidewalls and a base;
- 15 etching the silicon at the base of the trench to form porous silicon at the base of the trench; and
- thermally oxidising the device to oxidise the porous silicon at the bottom of the trench to form a plug at the base of the trench; and
- depositing conductive material within the trench to form a gate.

15

2. A method according to claim 1 further comprising, after the step of etching the trench, the step of lining the side walls of the trench with dielectric liner for preventing the side walls becoming porous during the step of forming porous silicon at the bottom of the trench.

20

3. A method according to claim 1 wherein the step of oxidising the device forms sidewall oxide on the sidewalls of the trench, the method further comprising the steps of etching away the oxide formed on the side wall oxide and of forming the gate oxide by thermal oxidation on the side wall before the step of depositing conductive material within the trench to form a gate.

25
30

4. A method according to any preceding claim wherein the step of forming the trench includes providing a mask on the first major surface defining an opening and etching the trench extending downwards from the first major surface through the opening.

5. A method according to claim 4 wherein the mask is an oxide hard
mask.

6. A method according to claim 4 or 5 wherein the step of etching
5 the silicon at the bottom of the trench to form porous silicon includes dry-
etching the bottom of the trench through the same mask used to define the
trench.

7. A method according to any preceding claim further comprising
10 depositing a silicon plug in the trench wherein the step of etching the silicon at
the bottom of the trench includes etching the silicon plug.

8. A method according to any preceding claim further comprising
forming a source implant of first conductivity type at the first major surface
15 adjacent to the trench and forming source, gate and drain electrodes attached
to the source implant, the gate and the drain region at the bottom of the trench
respectively to complete the trench gate semiconductor device.

9. A trench MOSFET comprising:

20 a drain region of first conductivity type;
a body region over the drain region;
a trench extending from a first major surface through the body region;
source regions of the first conductivity type laterally adjacent to the
trench at the first major surface;
25 thermal gate oxide on the side walls of the trench;
a gate electrode in the trench insulated from the body region by the
gate oxide;
characterised by a thick oxide plug formed of oxidised porous silicon at
the base of the trench extending into the drain region.




30 10. A trench MOSFET according to claim 9 wherein the body region is of
second conductivity type opposite to the first conductivity type.

ABSTRACT**METHOD OF MANUFACTURE OF A TRENCH SEMICONDUCTOR
DEVICE**

5

A method of making a trench MOSFET includes forming a layer of porous silicon 26 at the bottom of a trench and then oxidizing the layer of porous silicon 26 to form a plug 30 at the bottom of the trench. This forms a thick oxide plug at the bottom of the trench thereby reducing capacitance
10 between gate and drain.

[Figure 1b].






Fig. 1d




Fig. 1




Fig. 4

3/3




Fig. 2




Fig. 3a




Fig. 3b

PHNL 021418

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.